ICCD 2023


Important Dates:

Abstract Submission

June 23, 2023, 11:59pm AOE
June 25, 2023, 11:59pm AOE
(EXTENDED, firm deadline)

Paper Submission

June 23, 2023, 11:59pm AOE
June 27, 2023, 11:59pm AOE
(EXTENDED, firm deadline)

Contact Us

Web Chair
Hartford

The 41st IEEE International Conference on Computer Design 

November 6 – 8, 2023

Washington DC, USA

 

The theme for ICCD’23 is

Technologies, Systems, and Techniques to support Novel Computing Paradigms

The Best Paper Award for ICCD’23 goes to:

HF-LDPC: HLS-friendly QC-LDPC FPGA Decoder with High Throughput and Flexibility
Yifan Zhang, Cao Qiang, Shaohua Wang, Jie Yao and Hong Jiang


ICCD encompasses a wide range of topics in the research, design, and implementation of computer systems and their components. ICCD’s multi-disciplinary emphasis provides an ideal environment for developers and researchers to discuss practical and theoretical work covering systems and applications, computer architecture, verification and test, design tools and methodologies, circuit design, and technology.
 
Track 1. Computer Systems: System architecture and software (compiler, programming language/model, firmware, OS, hypervisor, runtime) design and co-design for embedded/real-time systems; System support and compilers for multi/many cores, co-processors, and accelerators; System support for security, reliability, and energy efficiency and proportionality; Virtual memory; System support for emerging technologies, including NVM, quantum, neuromorphic, bio-inspired computing, machine learning and artificial intelligence applications; Specialized OS, runtime, and storage systems for data center and cloud/edge computing, high-performance computing (HPC), exascale system, and serverless computing.
 
Track 2. Processor Architecture: Microarchitecture design techniques for single-threaded and multi/many-core processors, such as instruction-level parallelism, pipelining, caches, branch prediction, multithreading, and networks-on-chip; Techniques for low-power, secure, and reliable processor architectures; Hardware acceleration for emerging applications including NVM, quantum, neuromorphic, bio-inspired; Hardware support for processor virtualization; Real-life design challenges: case studies, tradeoffs, retrospectives.
 
Track 3. Test, Verification, and Security: Design error debug and diagnosis; Fault modeling; Fault simulation and ATPG; Analog/RF testing; Statistical test methods; Large volume yield analysis and learning; Fault tolerance; DFT and BIST; Functional, transaction-level, RTL, and gate-level modeling and verification of hardware designs; Equivalence checking, property checking, and theorem proving; Constrained-random test generation; High-level design and SoC validation; Hardware security primitives and methodologies; Side-channel analysis, attacks and mitigations for processors and accelerators; Interaction between test, security and trust.
 
Track 4. Electronic Design Automation: System-level design and synthesis; High-level, logic and physical synthesis; Analysis and optimization of timing, power, variability/yield, temperature, and noise; Physical design, including partitioning, floorplanning, placement, and routing; Clocktree synthesis; Verification methods at different levels of the EDA flow; Tools for multiple-clock domains, asynchronous, and mixed-timing methodologies; CAD support for accelerators, FPGAs, SoCs, ASICs, NoC, and general-purpose processors; CAD for manufacturing, test, verification, and security; Tools and design methods for emerging technologies (photonics, MEMS, spintronics, nano, quantum); interaction of EDA and AI/ML.
 
Track 5. Logic and Circuit Design: Circuit design techniques for digital, memory, analog and mixed-signal systems; Circuit design techniques for high performance and low power; Circuit design techniques for robustness under process variability, electromigration, and radiation; Design techniques for emerging and maturing technologies (MEMS, nano-spintronics, quantum, flexible electronics, multi-gate devices, in-memory computing); Asynchronous circuit design; Signal-processing, graphic-processor, and datapath circuits.
 
 
 

Sponsored by: